INTERNATIONAL WEBSITES
|
SOLVNET
China
简体中文
Japan
日本语
United States
English
International Office Locations
Home
Community
Synopsys Users Group
Location Proceedings
SNUG Taiwan 2007 Proceedings
2010
|
2009
|
2008
|
2007
|
2006
|
2005
Sort proceedings by:
Sessions
Awards
Company
Topics
User Papers
Implementation
Automatic Functional ECO Flow: Iterative Synthesis Approach Using Design Compiler
Author(s):
Ling-Bin Guo [Infineon Technologies]
Paper
Presentation
Bridging Front-End and Back-End Survey of Design Compiler Topographical Technology
Author(s):
C.T.Kao , J.D.Pan , K.C. Wu [Faraday Technology Corporation]
Paper
Presentation
CCS Timing and Correlation Methodology
Author(s):
Ivy Yang [UMC]
Paper
Presentation
Low Power Emphasized PAC DSP Implementation
(1st Place - Best Paper, Implementation)
Author(s):
Chiao-Ling Lung [Industrial Technology Research Institute]
Presentation
Migration from Astro to IC Compiler
Author(s):
Dane Tsai [Progate Group Corporation Inc.] CP Lin, Jocelyn Lee [Synopsys, Inc.]
Presentation
New IP Deliverables for a Unified IP Simulation/STA Flow Using ILM+
(2nd Place - Best Paper, Implementation)
Author(s):
Ean Tzeng, J.D. Pan [Faraday Technology Corporation]
Presentation
Power Modeling and Characterization - The Case with CCS
Author(s):
Mexx Lin, Peter Pong, Gary Chiou, Jerry Hong, Steve Tsai [Faraday Technology Corporation]
Presentation
Router Driven Automated Correction of Lithography Hotspots
Author(s):
Daniel Zhang, Sam Tong, Alexander Miloslavsky, ZongWu Tang [Synopsys, Inc.]
Paper
Presentation
Verification
High Voltage SPICE Model
Author(s):
Ho Chiachi [TSMC]
Presentation
Integrating Verilog Bus Functional Models in VMM Environment
Author(s):
Gaurang Gupta, Jitendra Puri, Nitin Gupta [nSys Design Systems]
Paper
Presentation
Simulation Success on TSMC 45nm/65nm SRAM
Author(s):
Liao Hong-Ren [TSMC]
Presentation
SoC Interconnection Bus and Memory Controller Functional and Performance Verification using Magellan & VCS with SVTB VIP and AIP
Author(s):
Cheng-Hsien Chen, Chuan-Yu Chiou [Sunplus Technology]
Paper
Presentation
SoC Verification using VMM-Methodology
(1st Place - Best Paper, Verification)
Author(s):
Charles C. C. Liu [TSMC]
Presentation
Tutorials
Tutorials
Accelerated Design Convergence with IC Compiler – Concurrent Multi-Mode, Multi-Corner (MCMM) and Signoff Driven Closure
Author(s):
Tutorial
Circuit Analysis to Achieve Better, Faster Mixed Signal Design
Author(s):
Tutorial
Debugging with Discovery Visualization Environment
Author(s):
Tutorial
Galaxy Test Automation
Author(s):
Tutorial
NanoSim-VCS Mixed-Signal Co-Simulation
Author(s):
Tutorial
SNUG Welcomes
Virage Logic Users
Find a Local Conference
SNUG San Jose
Video Spotlight
Collaborating for Success
Rick Cassidy, President, TSMC North America
Best of SNUG Europe Webinar Series
Live Webinars - Register Now
Learn from the Best
2010 SNUG Award Winning Papers
Search SNUG Proceedings
Proceedings
France, 2010
Germany, 2010
India, 2010
Israel, 2010
San Jose, 2010
Singapore, 2010
Taiwan, 2010
UK, 2010
Boston, 2009
More
Sponsors
ARM
GlobalFoundries
IBM
Samsung
TSMC
More
Forums
Verification
Low Power
Saber Design
Liberty
VMM Central
More
About SNUG
Synopsys Events Calendar
Solvnet
Contact Us
© 2010 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal
|
RSS