Location Proceedings

China 简体中文 Japan 日本语 United States English
International Office Locations

Home

Community

Synopsys Users Group

Location Proceedings

SNUG San Jose 2003 Proceedings

|

|

|

|

|

Sort proceedings by:

Tutorials

MA1

Synthesis Highlights in Design Compiler 2003
Author(s):

MA2/MB2

Synopsys DFT Compiler SoCBIST Introduction, TetraMAX & DFT Compiler Updates
Author(s):

MA3

OpenVera Coding Style Guidelines
Author(s):

MB1

Leakage Power Optimization Using Power Compiler and Multi-Threshold CMOS Technologies
Author(s):

MB3

Solving Equivalence Checking Challenges by Improving Tool Interoperability
Author(s):

WA1

Physical Compiler Highlights in 2003.03
Author(s):

WA2

PrimeTime and PrimeTime SI Technology Update
Author(s):

WA3

Designing Multi-processor Platforms at the Transaction-Level with System Studio
Author(s):

WA4

Apollo-to-Astro Migration
Author(s):

WB1

Advanced Avoidance and Analysis of Signal-Integrity Issues
Author(s):

WB2/WC2

Smart Verification Methodology
Author(s):

WB3

Parasitic Extraction at 90nm with Star-RCXT
Author(s):

WC1

Astro Clock Tree Synthesis
Author(s):

Speech

Guest Speaker

The Design Challenges
Author(s): Mike Muller [ARM]

Keynote Address

Electronic Design Under Max Pressure
Author(s): Aart de Geus, Chairman and CEO [Synopsys, Inc.]

SNUG Welcomes
Virage Logic Users

Find a Local Conference

SNUG San Jose
Video Spotlight

Collaborating for Success
Rick Cassidy, President, TSMC North America

Best of SNUG Europe Webinar Series

Live Webinars - Register Now

Learn from the Best

2010 SNUG Award Winning Papers

Search SNUG Proceedings

© 2010 Synopsys, Inc. All Rights Reserved.