China 简体中文 Japan 日本语 United States English
International Office Locations
Conference at a Glance  
SNUG India 2011 | June 23-24, 2011 

Leela Palace Hotel
23 Airport Road
Bangalore 560008, India

Thursday, 23 June, 2011
Friday, 24 June, 2011

Thursday, 23 June, 2011
 Time

 Description

7:30-9:00
Registration and Breakfast
9:00-10:15
Welcome & Synopsys Keynote: Fast Forward!
Dr. Chi-Foon Chan - President & COO, Synopsys Inc.
10:15-10:30
Break
 

IC Verification

IC Design: Signoff

IC Design: Synthesis & Test

10:30-12:15TA1 Tutorial & User Papers
VCS and Verification IP Productivity Techniques
TB1 Vision Session & User Experience
PrimeTime HyperScale Technology
TC1 Tutorial & User Papers
Accelerating Schedules with DC Explorer

12:15-12:30

Lunch
12:30-13:15
Lunch
Lunch
13:15-13:30TA2 User Papers
Verification
13:30-14:45TB2 Tutorial & User Paper
Faster Extraction for 28-nm Designs
TC2 User Papers
Test & Synthesis
14:45-15:00
Break
15:00-16:00TA3 User Papers
Verification
TB3 Tutorial & User Papers
STA Products Technology Update
TC3 Tutorial & User Paper
STAR Memory Systems
16:00-17:00
17:00-17:15
Break
17:15-19:15
Designer Community Expo


Friday, 24 June, 2011
 Time
 Description
7:30-9:00
Registration and Breakfast
9:00-10:00
Customer Keynote: Evolving Role of Semiconductors in Indian Environment: Opportunities & Challenges
Vivek Sharma - STMicroelectronics India MD and VP Greater China and South Asia Region
10:00-10:15
Break

IC Design: Physical Design

FPGA

Custom Design & AMS Verification

IP & Systems

10:15-12:15FA1 Vision & User Papers
Physical Design - Yesterday, Today & Tomorrow
FB1 Tutorial & User Papers
Speeding up FPGA Implementation Turnaround Time
FC1 Tutorial &
User Papers

Systematic Approach in Addressing Reliability Issues
FD1 Tutorials
Low-Power, High-Performance IP for Designing Mobile Multimedia &
Embedded Software to Accelerate Verification
12:15-13:15
Lunch
13:15-15:15FA2 Tutorial & User Papers
Fast Hierarchical Design Exploration, Planning, Block Implementation and Top-Level Closure
FB2 Tutorial & User Papers
Pre-Silicon HW/SW Integration and System Validation Using FPGA Prototyping
FC2 Tutorial & User Papers
Parallel Compute Technology Advantage in HSPICE
FD2 Tutorials
USB 3.0 IP and Low-Power Memory Design Techniques
15:15-15:30
Break
15:30-17:00FA3 User Papers
Physical Design
FB3 Tutorial & Demo
Pre-Silicon HW/SW Integration and System Validation Using FPGA Prototyping (Cont.)
FC3 User Papers
AMS
FD3 Tutorial
Simplified Algorithmic changes using Symphony HLS
17:00-17:30
Best Paper Awards